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ABSTRACT Three-terminal memristors (MRs), extended from two-terminal ones, have been reported to
have strong controllability and thus a wide application potential. In this paper, two three-terminal MR
emulators are designed based on the junction gate field-effect transistor (JFET) and the operational amplifier
(op amp), respectively, aiming to control the memductance quantitatively by adjusting the voltage applied
on the third terminal. To obtain adjustable control parameters, a proportional-integral (PI) controller was
designed based on the op amp-based three-terminal MR emulator. Then, the proposed emulators and
controller were simulated repeatedly. The simulated results agree well with the theoretical analysis, revealing
the good performance and feasibility of our design. The research findings shed new light on improving the
controllability of controllers.
INDEX TERMS Memristors (MRs), proportional-integral (PI) controllers, junction gate field-effect transis-
tor (JFET), current feedback operational amplifier (CFOA), pinched hysteresis loop (PHL).
I. INTRODUCTION
In 1976, the memristive system was proposed by Leon Chua
and Sung Mo Kang. It is defined as a passive nonlinear
dynamic system with two terminals, which can record histor-
ical information in a variable resistance called the memduc-
tance [1]. Compared with other nonlinear dynamic systems,
the memristive system has a unique pinched hysteresis loop
(PHL) [2], which reflects the variation of memductance with
the quantity of the electric charges. In essence, thememristive
system is a resistive random-access memory (RRAM), an
emerging research device (ERD) in the International Technol-
ogy Roadmap for Semiconductors (ITRS) [3], that can switch
between two resistance states under proper terminal voltages.
The memristive system was generalized from mem-
ristors (MRs), which boast high potentials to structure
new functional devices for industrial applications. Tech-
nically, the MRs have been widely utilized for memory
devices [4]–[12] and many other applications, such as signal
oscillators [13]–[16], logic and arithmetic circuits [17], [18],
The associate editor coordinating the review of this manuscript and
approving it for publication was Sun Junwei.
programmable analog circuits [19], [20], as well as emulation
of dynamic neuron behaviors [21], [22].
In the past five decades, many three-terminal non-passive
dynamic devices have emerged, showing similar memory
effects to the memristive system [22]. For example, the gated
three-terminal MRs were developed based on Bi2O2Se [23]
and metal oxides [24]. These gated MRs can be programmed
or erased by imposing a suitable gate voltage on the third
terminal.
Recently, the dynamic behaviors and control performance
of three-terminal MRs have attracted growing attention in the
design of neural networks (NNs). For instance, reference [25]
creates a synapse chip of the NN integrating the comple-
mentary metal–oxide–semiconductor (CMOS) circuits and
the three-terminal ferroelectric MRs. Reference [26] selects
the three-terminal ferroelectric MRs as the electric synapse
device to store the analog synaptic weight, and develops a
supervised learning model that enables error backpropaga-
tion for spiking neural network (SNN) to suit the hardware
implementation. Reference [27] modulates the conductance
of a bioinspired learning device by the gate voltage, without
considering the signal flow through the channel, and thus
achieves pattern recognition and learning at the same time.
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However, the existing studies on the circuits based on three-
terminal MRs are mainly theoretical analysis and simulation,
due to the limited application of three-terminal MRs [22].
The MRs have often been adopted to construct
proportional-integral (PI) controllers. These controllers are
very popular in industrial applications, thanks to the good
performance of the PI compensation. Focusing on permanent
magnet synchronous motor (PMSM) drives, reference [28]
determines the parameters of the PI controller considering the
phase margin, gain margin and bandwidth. Reference [29]
discusses how the parameters of dual-loop PI controller
affect the operation of three-phase voltage source pulse-width
modulation (PWM) rectifier. Reference [30] designs a PI
controller based on a slide-mode observer that can estimate
the rotor speed and load torque, and uses it to stabilize the
direct current (DC) motor system with complete or partial
sensor failure.
To achieve flexible and optimal control, the PI controllers
with adjustable parameters are mainly implemented using
digital processors. But this implementation mode requires a
huge controller size and a high hardware cost. By contrast,
analog PI controllers can be structured based on operational
amplifier (op amp) and basic circuit elements (e.g. resistor
and capacitor). The problem is that both resistance and capac-
itance are maintained constantly, making it impossible to tune
the controller parameters online.
In reference [31], an adaptive PI controller is designed
based on the MR, and applied to boost DC/DC converter;
Using the variable memristance, the MR circuit automati-
cally refreshes the controller parameters by gradient descent
method, and thereby minimizing the output error of the
closed-loop system. In reference [32], the resistor in the
proportional-integral-derivative (PID) controller circuit is
replaced with an MR, followed by the discussion on the
dynamic performance of the MR-based PID controller. In
reference [33], an adaptive optimization method is presented
for the PID NN controller: a nanoscale MR is employed
to analog electronic synapse, laying the basis for hardware
realization and weight update.
To sum up, the above PI/PID controllers were all con-
structedwith two-terminalMRs. Thememristance of the two-
terminal MRs can only be altered by the input flux or charge,
adding to the difficulty in adjusting controller parameters.
To enhance the controllability of PI/PID controllers, it is
necessary to introduce the write and read circuit to tune the
memristance of the two-terminal MRs.
Considering the advantages of three-terminal MR over
two-terminal MR in controllability, this paper proposes two
three-terminal MR emulators using off-the-shelf compo-
nents, and demonstrates the performance of one of the emula-
tors. Then, a PI controller circuit with adjustable parameters
was constructed based on the proposed emulator.
II. EMULATOR DESIGN
Themain differences between the two-terminalMR and other
nonlinear dynamic systems include the frequency-dependent
PHL and the zero-crossing property (i.e. the system output is
always zero if the input is zero). Themathematical expression
for a flux-controlled two-terminal MR is as follows:
dw
dt
= f (w, ϕ, v, t)
y = g(w, ϕ, t)v (1)
where t is time; v and y are the input and output of the MR,
respectively; ϕ is the flux, a.k.a. the time integral of voltage
v; w is a multi-dimensional vector representing the system
state; f is a continuous n-dimensional vector function; g is
a continuous scalar function. Meanwhile, a flux-controlled
three-terminal MR can be described as:
dw
dt
= f (w, ϕd , ϕq, vd , vq, t)
ig = g(w, ϕd , ϕq, t)vg
id = g(w, ϕd , ϕq, t)vd (2)
where vd and vg are the inputs; ϕdand ϕg are the fluxes, a.k.a.
the time integral of vd and vg, respectively.
In this section, two three-terminal MR emulators are
designed based on the junction gate field-effect transistor
(JFET) and the op amp. The equivalent memductance of the
three-terminalMRwas theorized by the input-output function
of current feedback op amps (CFOA) AD844 and AD633. In
the input stage, the CFOAs replace the differential circuit of
the voltage feedback op amps (VFOAs) with complementary
follower circuit. In this way, the conversion rate is improved
in the input stage.Moreover, the closed-loop bandwidth of the
CFOAs is independent of gain, eliminating the constraint on
gain-bandwidth product. Thus, the CFOAs enjoy advantages
over VFOAs in operation bandwidth.
A. JFET-BASED THREE-TERMINAL MR EMULATOR
As shown in Figure 1, the JFET-based three-terminal MR
emulator consists of three op amps, one multiplier, four
CFOAs and one JFET. In the upper dotted frame, the circuit
can operate as a two-terminal MR if the control terminal of
the JFET is connected to a constant voltage [34]. In the blue
frame, the circuit runs to achieve the integral operation. In the
third dotted frame, the circuit runs to add the third terminal
to the two-terminal MR emulator.
According to the operational function of CFOA (AD844),
the voltage of terminal x equals the voltage of terminal y [35].
Thus, the following equations hold:
vu1 =
R2
R1
vAB (3)
vu3 = −
ϕAB
C1R1
(4)
where ϕAB is the time integral of vAB; vu1 and vu3 are the
output voltages of CFOAs U1 and U3, respectively. Then,
the op amp U5 was introduced to realize the inverting adder
circuit (IAC).
In the light of AD844’s configuration, the voltage of ter-
minal z equals the output voltage of terminal p. Hence, the
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FIGURE 1. Circuit schematic of the JFET based 3T-MR emulator.
output voltage of U5 can be described as:
vu5 =
R5
R1R3C1
ϕAB −
R5
R4
vs (5)
To ensure the performance of theMR emulator, the vs must
have a proper negative value. Referring to the datasheet of
AD633JN, vu6 can be derived by:
vu6 =
R6 + R7
10R6
vu1vu5 (6)
Based on the actions of U2 and U4, the current iMR passing
through terminals A and B can be decided by vu6:
iMR = vu6GJ (7)
where GJ is the voltage-controlled conductance of the JFET.
To obtain the value of GJ, the control voltage vgs of the JFET
can be obtained from the output voltage of op amp U7,
vC
R8
= −
vu7
R9
− C2
dvu7
dt
(8)
where vc is the voltage applied to terminal C . Since the initial
value of vu7 is zero, vu7 can be deduced by:
vu7 = −
R9vC(1− ex(t))
R8
(9)
where
ex(t) = e
−
t
C2R9
The output voltage of the op amp U8 can be calculated by:
vu7
R10
= −
vD
R11
−
vu8
R12
(10)
where vD is the voltage applied to terminal D. Hence, vu8 can
be obtained by:
vu8 =
R12R9vC(1− ex(t))
R8R10
−
R12vD
R11
(11)
Because terminal y of U2 is grounded, the source voltage
of JFET equals zero. Therefore, vgs can be determined by:
vgs = vg = vu8 =
R12R9vC(1− ex(t))
R8R10
−
R12vD
R11
(12)
According to the conductance features of JFET, the con-
ductance GJ is zero when vgs reaches the cutoff gate-source
voltage of −2.7V. The conductance can be increased by
amplifying vgs at a constant rate of 10mS/V. Hence, GJ can
be described as:
GJ = 10vgs = 10R12
[
R9vC(1− ex(t))
R8R10
−
vD
R11
]
(13)
Combining (7) and (13), we have
iMR=ζvAB(σϕAB−
R5
R4
vs)
[
R9vC(1− ex(t))
R8R10
−
vD
R11
]
(14)
where
ζ =
R12R2(R6 + R7)
R1R6
, σ =
R5
R1R3C1
.
The memductance W can be derived as:
W (ϕAB, vC) = ζ (σϕAB −
R5
R4
vs)
[
R9vC(1− ex(t))
R8R10
−
vD
R11
]
(15)
Obviously, the equivalent memductance W (ϕAB, vC) is
controlled by flux and voltage.
In order to analyze the memductance between the termi-
nals A and B in terms of the voltage imposed on terminal
C, four voltages are selected here for demonstration. When
sinusoidal voltage of vC = sin t is imposed on terminal C,
the memductance W can be expressed as:
W (ϕAB, sin t)=ζ (σϕAB−
R5
R4
vs)
[
R9 sin t(1−ex(t))
R8R10
−
vD
R11
]
(16)
Formula (16) shows that, with the elapse of t , the value
of ex(t) will decrease to zero, that is, 1-ex(t) will increase to
one. This means the memducance W (ϕAB, vC) can be easily
adjusted by changing the control voltage vC.
At the vC of zero, the memductance W can be computed
by:
W (ϕAB, 0) = −
ζvD
R11
(σϕAB −
R5
R4
vs) (17)
Thus, when vC is zero, the memductance is only controlled
by ϕAB and the emulator can operate as a two-terminal MR.
Under the special condition of
vC = (
vD
R11
+ Q)
R8R10
R9(1− e
−
t
C2R9 )
(18)
where Q is a random constant, The memductance can be
computed by :
W (ϕAB) = ζ (σϕAB −
R5
R4
vs)Q (19)
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In this case, the three-terminal MR emulator also runs as a
two-terminal MR emulator, and the memductance W is only
controlled by the input voltage ϕAB.
Assuming that vC is excited by a square voltage with cycle
T , the memductance W (ϕAB, vC) increases with ϕAB during
kT ≤ t < kT+th, when vC = VOH. Here, th is the duration of
high voltage level during one cycle of vC. Then, the following
can be derived from formula (13):
W (ϕAB, vC)=ζ (σϕAB−
R5
R4
vs)
[
R9VOH(1−ex(t))
R8R10
−
vD
R11
]
(20)
Formula (20) reveals the positive correlation between
W (ϕAB, vC) and ϕAB.
When vC = −VOH, the memductance W (ϕAB, vC) varies
with ϕAB during th ≤ t ≤ (k + 1)T. Thus, we have:
W (ϕAB, vC)=ζ (σϕAB−
R5
R4
vs)
[
−R9VOH(1−ex(t))
R8R10
−
vD
R11
]
(21)
With the elapse of time, 1-ex(t) will eventually reach one.
Hence, when vD equals −15V and VOH > 0, the value of
−R9VOH/(R8R10) −vD/R11 must be negative.
Furthermore, if an input voltage vAB is added to terminals
A and B within the finite period [0, ts], we have:
ϕAB =
∫
∞
−∞
vABdt =
∫ ts
0
vABdt = 8AB (22)
Since vAB is a known voltage signal and ts is constant,
ϕAB must be a constant equal to 8AB. In this case, the three-
terminalMR is only controlled by terminal C exceeds the time
ts. Note that, when vC = 0 and vD = 0, the gated-source
voltage vgs = 0 and GJ = 26mS can be obtained from the
characteristic curve of JFET.
B. DESIGN OF THE OP AMP-BASED THREE-TERMINAL MR
EMULATOR
The design of the op amp-based three-terminal MR emulator
is shown in Figure 2. Different from the JFET-based three-
terminal MR emulator [36], the JFET was replaced with a
common resistorR13, and the control action of terminal Cwas
realized with an adder circuit structured by U8. The output
voltage of U6 (AD633) was connected to the negative pin of
the op amp U8, whose output terminal was in turn connected
to pin y of CFOA U4 (AD844). The mathematical expression
of the op amp-based three-terminal MR emulator is similar
to that of the JFET-based one. The main difference lies in the
derivation of vu8:
vu8 =
R12R9vC(1− ex(t))
R8R10
−
R12vu6
R11
(23)
Based on the actions of U2 and U4, the current iMR passing
through terminals A and B can be decided by vu8:
iMR=
vu8
R13
=κvC(1− ex(t))− λvAB(
R5
R1R3C1
ϕAB −
R5
R4
vs)
(24)
FIGURE 2. Design of the op amp-based three-terminal MR emulator.
where
κ =
R9R12
R8R10R13
, λ =
(R6 + R7)R2R12
10R1R6R11R13
.
Then, the voltage-controlled memductance W can be
derived by:
W (ϕAB, vC) =
κvC(1− ex(t))
vAB
− λ(
R5
R1R3C1
ϕAB −
R5
R4
vs)
(25)
It is evident that the three-terminal MR emulator in
Figure 1 requires an extra voltage signal source to regulate
the control voltage for the JFET via terminal D. The JFET
conductance hinges on two factors, namely, the voltage across
the terminals of Source (S) and Drain (D), and the voltage on
terminal Gate (G), and thus becomes highly nonlinear. The
strong nonlinearity drags down the control accuracy of the
JFET-based three-terminal MR emulator, as compared with
that of the op amp-based one. As shown in Figure 2, thirteen
resistors were deployed instead of the extra voltage signal
source.
In the JFET-based three-terminal MR emulator, the mem-
ductance is regulated by the control voltage vC via multi-
plication operation in formula (15). In the op amp-based
three-terminal MR emulator, the memductance regulation is
achieved by the control voltage vC via summation operation.
Therefore, the op amp-based three-terminal MR emulator is
dwarfed by the JFET-based three-terminal MR emulator in
terms of control sensitivity.
III. PI CONTROLLER DESIGN
Based on the controllability of three-terminal MRs, many
functional circuits can be designed by controllable memduc-
tance. For simplicity, a new PI controller circuit (Figure 3)
was built on the op amp-based three-terminal MR emulator.
The equality of iR = iC can be achieved according to the
circuit performance of op amp U9. Hence, iR and iC can be
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FIGURE 3. The sketch map of the designed PI controller circuit.
respectively derived by:
iR =
vi
R14
, iC =
0− vo
1
W +
1
sC3
(26)
On this basis, the output voltage vo, the proportional coef-
ficient KP and the integral coefficient KI can be calculated
by:
vo = KPvi + KI
∫
vidt (27)
where
KP = −
1
R14W
, KI = −
1
R14C3
For the designed PI controller circuit, the input signal vi is
usually sampled from the feedback error signals of the system
to be controlled and collected by sensors in time. Thus, we
have:
vAB =
vi
R14W
(28)
Substituting formula (25) into formula (27), the output
control signal vo can be further expressed as:
vo =
−vi
R14
[
κvC(1− ex(t))
vAB
− λ(
R5
R1R3C1
ϕAB −
R5
R4
vs)
]−1
−
1
R14C3
∫
vidt (29)
Since vi is dependent on the system state, formula (29)
reveals that the output signal vo can be adjusted by the voltage
on terminal C.
IV. SIMULATION VERIFICATION
In this section, an op amp-based three-terminal MR emulator
is built to test the feasibility and performance of the designed
PI controller circuit.
A. TESTING OF OP AMP-BASED THREE-TERMINAL MR
EMULATOR
The op amp-based three-terminal MR emulator was tested
to see if it carries the typical fingerprints of the MR. The
simulation parameters were configured as follows: R1 =
51k, R2 = R3 = R4 = 100k, R5 = 10k, R6 = 100k,
R7 = 91k, R8 = 100k, R9 = 1M, R10 = 15k,
R11 = 1k, R12 = 1k, R13 = 1k, C1 = 100nF and
FIGURE 4. The simulated PHLs (a) sinusoidal voltage on A and B
(b) isosceles triangular voltage on A and B.
C2 = 470nF. Terminals A and B were excited by a sinu-
soidal voltage of 2sin(20π t), a isosceles triangular voltage
(frequency: 10Hz; amplitude 2V), and a square voltage (fre-
quency: 10Hz; amplitude:−2∼2V; duty cycle: 25%), respec-
tively, while the third terminal C was excited by square
voltages (frequency: 10Hz; duty cycle: 50%) at different
amplitudes (1V, 3V and 5V). The isosceles triangular voltage
was applied on A and B to verify the memductance features
of the emulator, and the square voltage was applied on the
two terminals to test the ability to control the memductance
via terminal C.
Three Lissajous curves of iMR vs. vAB are displayed in
Figure 4(a), which shows that the PHLs, shaping as inclined
eights, all passed through the origin, and shrunk with the
decrease of control amplitude. The maximum values of iMR
were 1.1, 1.13 and 1.17mA, respectively, under amplitudes
of 5V, 3V and 1V, and could be further increased with the
growth of the control amplitude. In the dotted circle, the phase
deviation between voltage and current of the three-terminal
MR emulator could be observed. The deviation is the result
of the common practice to connect a resistor (R9) in parallel
with a capacitor (C2), which aims to minimize the DC offsets,
especially when the capacitor is used as an integral circuit.
Of course, the deviation is rather small and reduced with the
increment of frequency.
Similarly, when vAB was an isosceles triangular voltage,
the three PHLs of iMR vs. vAB (Figure 4(b)) all existed in the
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FIGURE 5. PHLs of the adder circuit based 3T-MR emulator excited by a
square wave.
form of irregular eights. The maximum values of iMR were
0.986, 0.940 and 0.899mA, respectively, under amplitudes of
5V, 3V and 1V, and could be further reduced by decreasing
the control amplitude vC.
As shown in Figure 5, when the vAB was 2V, the mem-
ductance W increased according to the constitutive relation
in formula (25); when vAB = −2V, the memductance con-
tinued to decrease; when vAB 6= ±2V and vAB = 0, the
current-voltage relationship of the three-terminal MR emu-
lator was basically linear, like that of the two-terminal MR
emulator, and the memductance remained constant. The final
memductance recorded by the three-terminal MR emulator
determined the amplitude of the abrupt changes of the current
iMR. The maximum values of iMR were 1.57, 1.47 and 1.39A,
respectively, under amplitudes of 5V, 3V and 1V, and could
be further reduced with the decrease of the control amplitude
vC. According to formula (24), the broken line of PHLs in the
dotted ellipse is resulted from the phase deviation between the
output voltage vu8 of amplifier U8 and input voltage vAB.
It can be easily derived that the operation bandwidth of the
op amp-based three-terminal MR is below 20kHz, in terms
of vAB at the amplitude of 2V. The maximum frequency
of vAB could reach 20kHz by properly tuning the emulator
parameters, especially the integral capacitance. Under such a
high frequency, the emulator may act as a normal resistor with
a fully shrunk hysteresis loop, which is a typical feature of the
MR. Thus, the op amps and the CFOAs with high bandwidth
must be employed to satisfy the operation requirements of the
excitation frequency.
B. TESTING OF THE 3T-MR EMULATOR BASED PI
REGULATOR
The proportional and integral coefficients directly bear
on the performance of the PI controller. Generally, the greater
the proportional coefficientKp, the faster the response and the
shorter the transient process. However, the increment of Kp
may also increase the overshot and narrow the stability mar-
gin of the controlled system. This calls for proper tuning of
the coefficient value depending on the specific conditions. If
the output deviates greatly from the reference, the coefficient
should be increased to speed up the response and shorten the
FIGURE 6. The control voltages applied to terminal C.
transient process; if the output is close to the reference, the
coefficient should be decreased to minimize the overshot and
maintain system stability.
Due to the high nonlinearity of the JFET, the JFET-based
three-terminal MR emulator is more complex than the op
amp-based one. For simplicity, the latter was selected to
design the PI controller for performance verification. Four
different voltages were applied on the terminal C in turn
to fully disclose the dynamic behavior of the designed PI
controller.
As shown in Figure 6, the terminal C was sequentially
applied with a square voltage (frequency: 20Hz; duty cycle:
50%) whose voltage suddenly decreased to zero when t > tL
(case 1), a square voltage (frequency: 20Hz; duty cycle: 50%)
whose voltage suddenly decreased to −1V when t > tL
(case 2), a square voltage (frequency: 20Hz; amplitude: 1V)
whose duty cycle decreased from 50% to 20% when t > tL
(case 3), and a square voltage (frequency: 20Hz; amplitude:
−1V) whose duty cycle decreased from 50% to 20% when
t > tL (case 4). In all four cases, the input voltage vi of the
PI controller was set as a sinusoidal voltage 10 sin(40π t)V.
The parameters of the PI controller were configured as: R4 =
74.9k, R14 = 100k and C3 = 1uF.
The simulation results of case 1 (Figure 7) reflect that
the peak-to-peak value of the output voltage with no control
voltage (vC = 0) was 1.85V greater than that with the control
voltage. When the vC suddenly decreased at t = 1s, the
amplitude of vo increased abruptly and quickly reached the
steady state.
The memductance characteristics represented by the PHLs
are shown in Figure 8, of which we can see that when the
control voltage vC is applied, the amplitude of vAB can be
increased. The PHLs corresponding to the change of vAB is
shown in Figure 8(a), of which the black PHL is correspond-
ing to the testing condition of vC = 0. The arrow shows the
decreasing direction of the amplitude of vAB. This simulation
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FIGURE 7. The output voltage of PI regulator controlled by vC of case 1.
FIGURE 8. Simulation results. (a) The PHLs of controlling case 1. (b) The
terminal voltage vAB of the 3T-MR.
result shows that the output voltage of PI regulator can be
efficiently controlled by the voltage added to the control
electrode C.
The simulation results of case 3 (Figure 9) indicate that the
peak-to-peak value of the output voltage at the duty cycle of
50% was 1.16V greater than that at the duty cycle of 20%.
When the vC suddenly decreased at t = 1s, the peak-to-peak
value of the output voltage immediately increased before
reaching the steady state after about 0.75s. This means the
output voltage can be regulated by adjusting the duty cycle of
the voltage on terminal C. The PHLs in Figure 10 represent
FIGURE 9. The output voltage of PI regulator controlled by vC in case 3.
FIGURE 10. Simulation results. (a) The iMR versus vAB PHLs in case 3.
(b) The terminal voltage vAB of the 3T-MR.
the memductance features of the controller, among which the
black PHL was recorded at vC = 0. The arrow shows the
decreasing direction of the amplitude of vAB. It can be seen
that the amplitude of vABdecreased all the way to 3.2V with
the duty cycle of the control voltage vC. The result verifies
that the proportional coefficient of the PI controller can be
regulated by adjusting the duty cycle of the control voltage
vC.
In case 2, the amplitude of output voltage vo decreased after
t > 1s, which is different from the results in case 1 and 3, but
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FIGURE 11. The wave of vC and vo. (a) The square voltage of vC. (b)The
output voltage vo of the PI regulator.
the memductance features were similar to those of case 1.
In case 4, the amplitude of the output voltage vo firstly
decreased and then increased, which is different from the
results of case 3.
To further verify the controllability of the PI regulator,
terminal C was applied with a square voltage (frequency:
20Hz; duty cycle: 50%), whose amplitude suddenly dropped
from 1V to −1V at t = 1s. As shown in Figure 11(a). In
Figure 11(b), it can be observed that the amplitude of the
output voltage is first decreased and then increased. It can
be concluded that the amplitude of output voltage of vo can
be efficiently controlled by adjusting the square voltage on
terminal C.
As shown in Figure 12(a), the PHLs continuously
expanded with the growing amplitude of voltage vAB before
t = 1s, and shrunk significantly after the amplitude of
the control voltage plugged to −1V at t = 1s. These
trends prove that it is possible to adjust the memduc-
tance and achieve the proportional coefficient of the PI
controller by changing the amplitude of the control volt-
age on terminal C. Compared with a normal PI con-
troller, the PI controller based on the three-terminal MR
emulator can be controlled easily online, thanks to its
adjustable parameters. The proportional coefficient KP can
FIGURE 12. Simulation results. (a) The memductance characteristics of
PHLs. (b) The input voltage vAB of the 3T-MR emulator.
be adjusted quantitatively by tuning the parameters of the
control voltage on terminal C, such as amplitude and duty
cycle.
Considering the constraints of R14 and C3 on the integral
coefficient KI (formula (26)), the proportional coefficient KP
was quantitatively analyzed on MATLAB/Simulink, with the
aim to disclose the control role of our three-terminal MR
emulator in a PI controller circuit. Firstly, the input voltage
vi was set to 3 sin(10π t + π/3)V, the control voltage was
configured as 10Hz, 1V and 50%, and the proportional coef-
ficient KP was adjusted from 1 to 2. The simulated results are
recorded in Figure 13(a), where the inner PHL corresponds
to KP = 1 and the outer PHL corresponds to KP = 2.
The results show that the proportional coefficient KP can be
controlled quantitatively by adjusting the control voltage on
the PI controller designed on the three-terminalMR emulator.
Next, the input voltage vi was changed to vi =
10 sin(10π t + π/3)V, and the iMR was changed at cross-
ing point near zero by adding a high-amplitude sinusoidal
voltage on the input terminals. The simulated results are
displayed in Figure 13(b), where the two blue dotted ellipses
in the second and fourth quadrants are caused by the zero
crossing of iMR. It can be learned that an excessively large
input voltage on the PI controller circuit may lead to a
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FIGURE 13. PHLs under the condition of forced KP. (a) vi = 3 sin(10πt+
π/3) V. (b) vi = 10 sin(10πt + π/3)V.
negative resistance in the op amp-based three-terminal MR
emulator.
V. CONCLUSION
This paper proposes two three-terminal MR emulators based
on a JFET and an op amp, respectively, and theoretically
analyzes them to disclose the memductance features by con-
trolling the third terminal voltage. The two emulators were
designed to simulate whether the three-terminal MR can
adjust the memductance in a nonvolatile and continuous
manner. Next, the op amp-based three-terminal MR emulator
was selected to construct a novel PI controller circuit. The
proportional coefficient and output voltage of the designed PI
controller circuit were both simulated under different control
voltages on terminal C. The simulated results agree well
with the theoretical results, revealing that the designed PI
controller boasts a strong controllability with its adjustable
proportional coefficient and the output voltage. The future
research will explore the potential applications of the pro-
posed three-terminal MR emulators.
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